

Lunch: 12:15, Diner: 6pm

Introduction: Everybody uses 2 slides to present her/himself & to identify urgent questions for the seminar

Talks: up to 30 minutes plus 30 minutes of discussion

	Monday Design	Tuesday Fault models & Metrics I	Wednesday Engines I	Thursday Engines II + Metrics II	Friday Lessons learned
9 am	Welcome, <i>Introducing everybody -> 2 slides presented by everyone!</i> Anand Raghunathan, Kaushik Roy: <i>Approximate Computing - Embracing Unreliability for Efficient Computing</i>	Suddhakar M. Reddy: <i>Gracefully Degradable Higher Performance Systems</i> Carsten Gebauer: <i>Issues with applying fault tolerance in safety critical automotive applications</i>	Ravishankar K. Iyer: <i>Experimental Validation of Computer Systems Dependability</i> Bernd Becker, Matthias Sauer: <i>Improving reliability by improving ATPG accuracy</i>	Cecile Braunstein: <i>A Symbolic Model-Checking Framework for Transient Fault Robustness Classification and Quantification</i> Jie Han: <i>Stochastic Computational Approaches for Accurate and Efficient Reliability Evaluation</i>	Panel: <i>(Fault models)</i>
10:30 am	John P. Hayes: <i>Stochastic Computing Revisited</i> Adit Singh: <i>The Reliability Challenge from Variability Induced Timing Errors</i>	Matteo Sonza Reorda: <i>Functional test: which role in real practice?</i> Mehdi B. Tahoori: <i>Wearout Modeling and Mitigation at Higher Levels of Abstraction</i>	Bodo Hoppe: <i>Verifying architectural compliant recovery</i> Massimo Violante: <i>Validating fault tolerant designs in SRAM-based FPGAs: how to keep the route in an ocean of bits</i>	Marcela Simkova: <i>Towards Beneficial Hardware Acceleration of Functional Verification</i> Rolf Drechsler: <i>Completeness-Driven Development</i>	Wrap-up-Panel
1:30 pm	Michael Orshansky: <i>When Perfect is the Enemy of Efficient: Using Controlled Errors in Approximate Computing</i> Ilia Polian: <i>Towards a Cross-Layer Strategy Against Fault-based Attacks</i>	Eli Arbel: <i>Reliability closure – how can we do better?</i> Sachin Sapatnekar: <i>How does device-level reliability affect my system?</i>	Excursion & dinner outside	Laurence Pierre: <i>On the use of semi-formal methods for reliability analysis (at RT and TLM abstraction levels)</i> Jacob A. Abraham: <i>Software-level Fault Injection: an Effective Approach to Validating System Reliability</i>	Departure
3:00 pm	Masahiro Fujita: <i>Error Tolerance and Engineering Change with Partially Programmable Circuits and their SAT-Based Programming</i> Tomohiro Yoneda: <i>Designing a Dependable Network-on-Chip Platform for Automotive Applications</i>	Ulf Schlichtmann: <i>How to efficiently analyze aging effects in large circuits - and some ideas how to use the results</i> Yasuo Sato: <i>Analysis of Field Test Effectiveness to LSI Reliability</i>		Shawn Blanton: <i>On-Chip Diagnosis</i> Yoshiki Kinoshita: <i>Validating Open Systems Dependability</i>	
4:30 pm	Panel: <i>Beyond the limitations of approximate and statistical computing</i> J.P. Hayes, M. Orshansky, A. Raghunathan, S. Sapatnekar	Panel: <i>What's most urgent in industry?</i> E. Arbel, (C. Gebauer), B. Hoppe, Y. Sato		Panel: <i>(Engines & Metrics)</i>	