TOP
Suche auf der Schloss Dagstuhl Webseite
Sie suchen nach Informationen auf den Webseiten der einzelnen Seminare? - Dann:
Nicht fündig geworden? - Einige unserer Dienste laufen auf separaten Webseiten mit jeweils eigener Suche. Bitte beachten Sie folgende Liste:
Schloss Dagstuhl - LZI - Logo
Schloss Dagstuhl Services
Seminare
Innerhalb dieser Seite:
Externe Seiten:
  • DOOR (zum Registrieren eines Dagstuhl Aufenthaltes)
  • DOSA (zum Beantragen künftiger Dagstuhl Seminare oder Dagstuhl Perspektiven Workshops)
Publishing
Innerhalb dieser Seite:
Externe Seiten:
dblp
Innerhalb dieser Seite:
Externe Seiten:
  • die Informatik-Bibliographiedatenbank dblp


Dagstuhl-Seminar 08241

Transactional Memory: From Implementation to Application

( 08. Jun – 13. Jun, 2008 )

Permalink
Bitte benutzen Sie folgende Kurz-Url zum Verlinken dieser Seite: https://www.dagstuhl.de/08241

Organisatoren


Sponsoren
The Dagstuhl Foundation gratefully acknowledges the donation from


Summary

A goal of current multiprocessor software design is to introduce parallelism into software applications by allowing operations that do not conflict in accessing memory to proceed concurrently. The key tool in designing concurrent data structures has been the use of locks. Unfortunately, course grained locking is easy to program with, but provides very poor performance because of limited parallelism. Fine-grained lock-based concurrent data structures perform exceptionally well, but designing them has long been recognized as a difficult task better left to experts. If concurrent programming is to become ubiquitous, researchers agree that one must develop alternative approaches that simplify code design and verification.

The transactional memory programming paradigm is on its way to becoming the approach of choice for replacing locks in concurrent programming. Combining sequences of concurrent operations into atomic transactions seems to promise a great reduction in the complexity of both programming and verification, by making parts of the code appear to be sequential without the need to program fine-grained locks. Transactions will hopefully remove from the programmer the burden of figuring out the interaction among concurrent operations that happen to conflict when accessing the same locations in memory. There has been a flurry of work on transactional memory systems, hardware implementations (HTM), purely software based ones, i.e. software transactional memories (STM), and hybrid schemes (HyTM) that combine hardware and software.

The need for techniques such as transactional memory has become ever so urgent with the shift in our basic computing paradigm from single core chips to multi-core chips: we are soon to see a multiprocessor on every desktop, and we need ways of programming them efficiently. Many of the big hardware and software vendors are scrambling to invest in transactional memory research and development, and academia is in a great need to coordinate the many world-wide research efforts on the topic.

This Dagstuhl seminar brought together leading researchers working on transactional memory (HTM, STM, and HyTM) from both industry and academia, in order for the dialog to help to create a concerted effort in pushing forward this important research agenda. We discussed several ongoing research directions in transactional memory:

  • What are the fundamental approaches in development of STM platforms for the new class of multi-core machines?
  • What support do transactions need in hardware, compilation, library support, and how would HTM and STM systems interoperate?
  • How do we build TM-based applications and what should the STM/HTM implementations provide to simplify their design given application development experience?
  • What programming language transactional constructs would best help in programming, and what are the issues with their implementation?
  • Can we put together a complete transactional programming environment given current knowledge, that is, hardware, software, and programming language support?

In summary, our seminar addressed various issues of STM design from both the implementation and application perspectives, with a meaningful and intense discussion among the researchers that improved our understanding of both. Hopefully, this will eventually result in better transactional memory platforms that make for faster and simpler-to-program concurrent applications.


Teilnehmer
  • Ali-Reza Adl-Tabatabai (Intel - Santa Clara, US)
  • Yehuda Afek (Tel Aviv University, IL) [dblp]
  • Hagit Attiya (Technion - Haifa, IL) [dblp]
  • Annette Bieniusa (Universität Freiburg, DE) [dblp]
  • Dave Dice (Sun Microsystems Laboratories, US) [dblp]
  • Lucia Draque Penso (Brown University - Providence, US)
  • Sandhya Dwarkadas (University of Rochester, US) [dblp]
  • Faith Ellen (University of Toronto, CA) [dblp]
  • Panagiota Fatourou (University of Ioannina, GR) [dblp]
  • Alexandra Fedorova (Simon Fraser University - Burnaby, CA) [dblp]
  • Pascal Felber (Université de Neuchâtel, CH) [dblp]
  • Christof Fetzer (TU Dresden, DE) [dblp]
  • Daniel Grossman (Adobe Systems Inc. - Seattle, US) [dblp]
  • Rachid Guerraoui (EPFL - Lausanne, CH) [dblp]
  • Tim Harris (Microsoft Research UK - Cambridge, GB) [dblp]
  • Danny Hendler (Ben Gurion University - Beer Sheva, IL) [dblp]
  • Maurice Herlihy (Brown University - Providence, US) [dblp]
  • Lisa Higham (University of Calgary, CA) [dblp]
  • Eshcar Hillel (Technion - Haifa, IL)
  • Idit Keidar (Technion - Haifa, IL) [dblp]
  • Guy Korland (Tel Aviv University, IL)
  • Christos Kozyrakis (Stanford University, US) [dblp]
  • Petr Kuznetsov (MPI-SWS - Saarbrücken, DE) [dblp]
  • Yossf Lev (Brown University - Providence, US) [dblp]
  • Victor Luchangco (Sun Microsystems Laboratories, US) [dblp]
  • Maged M. Michael (IBM TJ Watson Research Center - Yorktown Heights, US) [dblp]
  • Mark Moir (Sun Microsystems Laboratories, US) [dblp]
  • J. Eliot B. Moss (University of Massachusetts - Amherst, US) [dblp]
  • Dan Nussbaum (Sun Microsystems Laboratories, US)
  • Kunle Olukotun (Stanford University, US) [dblp]
  • Ravi Rajwar (Intel - Hillsboro, US) [dblp]
  • Torvald Riegel (TU Dresden, DE) [dblp]
  • Rodrigo Rodrigues (MPI-SWS - Saarbrücken, DE) [dblp]
  • William N. Scherer (Rice University - Houston, US)
  • Marc Shapiro (INRIA & LIP6 - Paris, FR) [dblp]
  • Nir Shavit (Tel Aviv University, IL) [dblp]
  • Gad Sheaffer (Intel Israel, IL)
  • Asuman Sünbül (SAP Labs - Palo Alto, US)
  • Osman Ünsal (Barcelona Supercomputing Center, ES) [dblp]
  • David A. Wood (University of Wisconsin - Madison, US) [dblp]
  • Craig Zilles (University of Illinois - Urbana-Champaign, US)

Verwandte Seminare
  • Dagstuhl-Seminar 12161: Abstractions for scalable multi-core computing (2012-04-15 - 2012-04-20) (Details)
  • Dagstuhl-Seminar 15021: Concurrent Computing in the Many-core Era (2015-01-04 - 2015-01-09) (Details)
  • Dagstuhl-Seminar 17451: New Challenges in Parallelism (2017-11-05 - 2017-11-10) (Details)

Klassifikation
  • data structures / algorithms / complexity
  • hardware
  • programming languages / compiler

Schlagworte
  • Multiprocessors
  • Multi-core machines
  • Concurrent Programming
  • Parallel Programming
  • Synchronization
  • Transactional Memory